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Few-layer ReS2 field-effect transistors (FET) with a local floating gate (FG) of 
monolayer graphene separated by a thin h-BN tunnel layer for application to a non-volatile 
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memory (NVM) device is designed and investigated. FG-NVM devices based on two-
dimensional (2D) van-der-Waals (vdW) heterostructures have recently been studied as 
important components to realize digital electronics and multifunctional memory applications. 
Direct bandgap multilayer ReS2 satisfies various requirements as a channel material for 
electronic devices as well as being a strong light-absorbing layer, which makes it possible to 
realize light-assisted optoelectronic applications. The non-volatile memory operation with a 
high ON/OFF current ratio, a large memory window, good endurance (> 1000 cycles) and 
stable retention (> 104 s) have been observed. We demonstrate successive program and erase 
states using 10 millisecond gate pulses of +10 V and -10 V, respectively. Laser pulses along 
with electrostatic gate pulses provide multi-bit level memory access via opto-electrostatic 
coupling. The devices exhibit the dual functionality of a conventional electronic memory and 
can store laser-pulse excited signal information for future all-optical logic and quantum 
information processing.  
 
 
1. Introduction 
The atomically flat two-dimensional (2D) surfaces of layered materials make it 
possible to realize tuneable properties via strong electrostatic coupling. A van-der-Waals 
(vdW) 2D heterostructure combining a semiconductor, an insulator and a conductor has 
various important applications in digital electronics and memory operations. [1-3] For instance, 
insulating atomically flat hexagonal boron nitride (h-BN) can function as a tunnelling layer 
between a conductor and a semiconducting channel thus allowing perfectly planar charge 
injection across the atomically flat interface. [4,5] Recently non-volatile memories (NVM) 
based on 2D heterostructures and their tuneable and multibit operation under laser light have 
been reported. [6-15] Laser-assisted memory operation provides a new degree of freedom for 
multifunctional optoelectronic devices with the extra functionality of optically communicated 
multilevel access. [1,16-18] Laser light can travel through free space without losing power and 
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this allows us to operate optoelectronic devices from a long distance away at low power and 
with little need for maintenance. Therefore, there is a need for a low operating power and 
optical control through fibre cable for the multi-level operation of NVM devices. In addition 
to the data storage capability, there is a strong need for an NVM optoelectronic device that 
can distinguish light wavelengths for colour sensing in digital imaging. [19] 
FG-NVM devices based on 2D vdW heterostructures have recently been studied as 
important components with which to develop digital electronics and optoelectronics. 
Compared with conventional Si 3D semiconductors, all-2D layered materials and their 
heterostructures are superior for NVM applications due to their atomically flat surfaces 
without dangling bonds, high carrier mobility, vdW interaction in a vertically stacked 
geometry and the potential for increasing the integration density. Direct bandgap multilayer 
ReS2 satisfies various requirements as a channel material for memory device applications 
since it exhibits excellent electrical properties with high carrier mobility compared with other 
transition metal dichalcogenides (TMDCs) such as MoS2. Few-layer ReS2 material is a good 
channel material for field-effect transistors (FET). Moreover, it is a good light absorbing 
material thanks to its thickness-independent direct band gap ( ~ 1.4 – 1.5 eV), which is useful 
for optics and optoelectronics applications. [20-23] A thin layer of h-BN can be used to further 
enhance field-effect mobility due to reduce charge trapping/scattering sites and atomically flat 
electrostatic modulation. BN is used as a thin insulating tunnel layer, and highly conductive 
monolayer graphene (MLG) can be used as a floating gate (FG) that can store charge carriers 
for device applications. Despite the outstanding electrical, optical and optoelectrical 
properties of this device, which consists of a vertical heterostack with a 
semiconductor/insulator/conductor structure formed of ReS2/h-BN/FG-graphene, there is still 
a need to realize a multibit photo-signalling memory structure that operates at low power, 
with a high ON/OFF current ratio and a large memory window for all-optical logic processing 
devices.  
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The main purpose of this work is to evaluate the device performance of multilayer 
ReS2 FETs with a local FG and to investigate the effects of a graphene floating gate when 
separated with a thin h-BN tunnel layer, for application to a multilevel NVM device via opto-
electrostatic coupling. The proposed photoelectronic memory of multilayer-ReS2/h-BN/FG-
graphene/SiO2 devices can be operated in the same way as a conventional electronic memory 
at a low programming gate voltage. Moreover, the device can store laser pulse information as 
an electronic readout. In addition to offering dual functionality, a memory device with a large 
hysteresis window could open the way to achieving multibit data storage via both electrostatic 
gate pulses and incident laser pulses. In this work, we demonstrate the first NVM operation 
via electrostatic coupling. The output characteristics (Id-Vd) under a constant gate bias and 
different gate bias pulse widths indicate a large hysteresis, which is related to the charge 
accumulation in FG-graphene as the result of tunnelling through thin h-BN. We investigated 
low power operation and a large memory window for multi-bit storage applications. The drain 
current-time characteristics (Id-t) at positive (+10 V) and negative (-10 V) gate pulse biases, 
respectively, make it possible to access two different states, namely ‘Program’ and ‘Erase’, 
during NVM operation with a fast reading/writing speed (of the order of milliseconds). We 
demonstrate successive store/erase operations corresponding to logic `0` and `1`, respectively, 
via a cycle of positive/negative electrostatic gate pulses. In the second part of this work, we 
characterize the device performance under light illumination with laser wavelength of 532 nm, 
whose energy is higher than ReS2 direct bandgap energy. Multi-level memory operation was 
demonstrated using opto-electrostatic coupling, in which the device communicated by using 
laser pulses along with the gate pulse dependence of the ‘ON’ and ‘OFF’ states of the 
memory device. Also, incident laser coupling at different powers allowed us to store multi-bit 
memory states. In addition to laser-power-dependent multi-level memory operation, we 
demonstrate memory operation by irradiating fixed power laser pulses and programmed gate 
pulses, where the device readout electronic memory state depends on the incident laser pulse 
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frequency and electrostatic gate pulse frequency. This study provides an overview of the use 
of all-2D atomically-flat layered materials to realize various electronic components including 
sensors, detectors and memory devices for the Internet-of-Things (IoT) era. The photonic 
signal storage that we propose in this work can potentially enable all-optical logic processing 
and quantum information processing. 
 
2. Results and Discussions 
Our field-effect transistor (FET) structure for NVM application is a vdW 
heterostructure consisting of a channel layer of multilayer ReS2 supported by high-quality thin 
h-BN as a carrier tunnelling layer, where we placed monolayer graphene beneath the h-BN as 
a floating gate to store charge carriers. Optical images of the different components used to 
fabricate the heterostructure and the electrical contacts used to form the device are shown in 
Figure 1 a, b, respectively. The flake transfer method that we employed to form the 
heterostructure of the NVM device is described in the Methods section and the Supporting 
Information (Figure S1). The transfer method involves the deterministic transfer of large-area 
high-quality 2D flakes onto an arbitrary substrate. Three-dimensional (3D) and cross-sectional 
views of a typical device architecture are shown in Figure 1c, d, respectively. We applied a 
back-gate voltage (control gate bias Vg) to the degenerately doped silicon substrate (p
++Si) to 
tune the memory characteristics via electrostatic coupling and the systematic shifting of the 
Fermi level of the ReS2 channel along with band alignment across the ReS2/h-BN/FG-
graphene heterostack. Before testing the electrical characteristics of the heterostructure FETs, 
we tested the electrical performance of graphene, ReS2 and ReS2/h-BN FET devices. Figure 
S2 (a, b) shows the p-doped electrical characteristics of a monolayer graphene FET that result 
from the absorption of oxygen or water in air. [24] Here, a gate voltage of +20 V is needed to 
reach the charge neutrality point. Graphene was immediately transferred to the top of the 
treated SiO2/Si substrate, and the result was that there was almost no hysteresis in the sweep 
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Id-Vg characteristics due to the lack of water molecules at the graphene/SiO2 interface. Figure 
S2 (c, d) shows the electrical performance of ReS2 FETs with and without a bottom h-BN 
layer. The field mobility of the device was enhanced because there were fewer charge 
trapping/scattering sites and an atomically flat electrostatic modulation was realized by using 
a thin layer of h-BN as the tunnel layer of the device. 
We confirmed the crystalline quality of the transferred ReS2 layer by Raman spectroscopy 
(Figure 2a), which indicated the highly crystalline and high chemical purity of the ReS2 flake 
material. The ReS2 layer was a few atomic layers (~5 nm) thick, which was further verified 
with an AFM scan and a line profile monitoring the thickness (Figure 2d). We observed 
typical E2g (in-plane vibration mode) and A1g (out-of-plane vibration mode) peaks at 162 and 
212 cm−1, respectively, along with other labelled peaks.  The Raman spectrum of graphene 
(Figure 2b) exhibits a highly crystalline monolayer thickness signature as it has a 2D/G peak 
integral intensity ratio greater than 2 and a narrow (and symmetric) 2D peak width (FWHM) 
of 22.1 ± 0.5 cm-1 at 2680.4 cm-1. Other Raman peak signatures were present, namely those of 
an E2g in-plane phonon caused by the stretching C-C vibration mode and of a D peak at 1350 
cm-1, which is related to defects. The h-BN signature was observed in the E2g peak, which is 
the in-plane phonon vibration mode at 1366.4 cm-1, where the thickness was ~ 6 nm as 
monitored from the AFM topography image and the line profile (Figure 2c). Choosing the 
right h-BN thickness is very important if we are to promote Fowler - Nordheim (FN) 
tunnelling and as well as protect the ReS2 channel after charge storage in conductive 
monolayer graphene. Figure S3 (a, b) shows that the voltage at which the current start 
increase rapidly for 7 nm thick h-BN is around 10 V. Figure S3 (c) distinguish different 
region of direct tunnelling and F-N tunnelling with the F-N equation fitting at higher reverse 
bias region. Figure S3 (d) shows the flat band alignment with the values of various 
parameters of the vertically integrated ReS2/h-BN/graphene system. We found 5-7 nm to be 
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the optimum h-BN thickness for multilevel memory applications. Thickness of h-BN 
dependent tunnelling behaviour has been demonstrated elsewhere. 25  
 
2.1. Electro-static Memory Operation 
The representative output characteristics (Id-Vd) for different Vg values (-30 V to +30 V) of a 
few-layer ReS2/h-BN/FG-graphene FET structure shows a linear Id-Vd relation representing 
good electrical contacts with low contact resistance at both source and drain under a sweep Vd 
bias without hysteresis (Figure 3a). Linear Id-Vd characteristics under various back-gate-
dependent voltages indicate ohmic contact between the ReS2 channel and source/drain 
electrodes. The representative transfer characteristics (Id-Vg; sweep Vg) for different Vd values 
represent the formation of a large hysteresis width for each drain bias (Figure 3b, Figure 
S4b). The device exhibits n-channel charge transport with an electron mobility of around 10-
20 cm2 V-1 s-1 and an ON/OFF current ratio of ~ 104 at Vd = 50 mV. The retention (Figure 3c, 
Figure S4c) of the program/erase state of the memory device was measured with a Vd of 50 
mV for different gate bias Vg values. The charges trapped in the graphene layer are 
maintained without any significant loss. We monitored the program/write state and erase state 
current over 1000 s with positive (+30 V, 5 s) and negative (-30 V, 5 s) gate voltage pulses, 
respectively. The logical ‘0’ and ‘1’ outputs are defined with the drain output current of the 
transistor below and above a current of 500 nA, respectively. Good data retention properties 
of the NVM devices were achieved in the time range of ~ 104 s (Figure S5). Previously 
thermal assist memory operations have been studied in ReS2, MoS2 based FET devices, where 
it was found that the intrinsic oxide traps, intrinsic defects/traps in channel material and/or 
charge trapping and de-trapping between the oxide and p+Si gate are the various reasons for 
the hysteresis modulation in memory operation. 26, 27 Thermal stability of the retention 
properties and hysteresis width of the ReS2/h-BN/graphene memory operation are tested 
(Figure S6, S7), which indicates that the memory operation is almost independent of 
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temperature variation. Moreover, ReS2/h-BN FET shows very less temperature dependent 
transfer characteristics, which further nullify the possibility of thermal assist memory 
operation of the ReS2/h-BN transistors (Figure S8). Bottom layer of h-BN could be assisting 
to reduce the intrinsic oxide traps and/or charge trapping and detrapping process between the 
oxide and p+Si gate induce effects on the transistor performance. Figure S9 and S10 show the 
NVM operation of few-layer ReS2 with different thickness of h-BN, where monolayer 
graphene was used as FG-gate. To gain insight regarding the dynamics of charge carrier 
trapping and tunnelling and their role in terms of transfer characteristics when producing 
hysteresis under a sweep bias, we have monitored the transport characteristics while pulsing 
the gate bias value from a program/write state - `OFF` state (+ 30 V) to an erased state - `ON` 
state (- 30 V) (Figure 3d, Figure S4d). The drain current was recorded, while the gate was 
repeatedly pulsed between Vg = -30 V and 30 V. When we switched the pulse from a large 
negative bias to a positive bias, there was a sudden fast rise in the current in the channel 
followed by a slow decay. Whereas, when the gate pulse was returned to a high negative bias, 
the current decreased followed by a slow increment. The decay in the ON state during the 
program is due to electrons being captured in the traps of the bulk defects in the ReS2 or 
ReS2/h-BN interface states or the defect states of h-BN. On the other hand, the slow current 
increment in the OFF state is due to the electron emission from the captured states and/or gate 
field stress induced carriers’ leakage (Figure S11 & Supplementary Note 1). [19, 28]  
Before we investigated multilevel photoelectric memory operation, we looked at two-
level memory operation via electro-static coupling. The sweep transfer characteristics (Id-Vg) 
for different Vg,max values represent a large hysteresis window with a high sweep bias 
operation (Figure 4a), which is shown on  a logarithmic scale plot in Figure S12c. The shift 
of the threshold voltage in a positive direction corresponds to electron trapping in FG-
graphene. The deduced threshold voltage shift (ΔV) as a function of Vg,max is summarized in 
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Figure 4b. The amount of charge stored in the FG-graphene as a charge-trap layer can be 
estimated from the following expression:   
 
where, q is the electron charge, and  is the difference between the threshold voltages for 
the read and erase states.  is the capacitance between a floating gate and the control 
gate and is defined as , where and , respectively, are the vacuum 
permittivity and relative dielectric constant of the SiO2 layer and  is its thickness (285 
nm). This results in a stored carrier density of  for  = 38 
V (memory window) under a sweep gate bias of ± 30 V (Vg,max). There may be a small error 
in the calculated value of the stored carrier’s density in FG-graphene caused by the 
charging/emission process of graphene-SiO2 interface traps states. In agreement with other 
reports [29, 30, 31], the stored electron density allows a large memory window with strong 
potential for multi-bit data storage. Here we estimated the electron trapping rate in floating-
gate graphene and quantify the tunnel current value by using the following expression: 
  =   
Here,  and  is the gate voltage (10 V) shift on a  (200 ms) time scale. Thus, we 
estimate the charge trapping rate to be  ~ 3.8  1012 cm-2 s-1. The charge trapping rate is 
relatively fast compared with the typical value for a metal-insulator-semiconductor, which is 
of the order of ~ 109 cm-2 s-1. A faster charge trapping rate than a typical MOS based memory 
device is another advantage of the NVM device, and this could be due to the reduced body 
thickness of the tunnelling layer h-BN in a vertical integrated heterostructure device. Finally, 
we estimate the tunnel current magnitude using the following formula: 
  =   
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Where,  are the tunnel current, electric charge and h-BN cross-
sectional area, respectively. As calculated earlier,  ~  s-1, which 
provides a tunnel current value of  ~  A. 
Figure 4c shows the dynamic behaviour (logarithmic scale plot in Figure S12c) of the 
NVM device in a single cycle with multiple pulses of low positive and negative gate bias, 
which includes programming, readout, erasing and readout after erasing processes under a 
cycle of electrostatic gate pulses as shown in Figure 4d. Data reliability tests of NVM devices 
are measured for up to 1000 cyclic measurements of program/erase operation, which is shown 
in the Figure S13 cyclic endurance measurements. The fluctuations in the cyclic tests are 
quite small up to 1000 cycles operation, suggesting that the programmed data in the memory 
device is highly reproducible. Moreover, we have studied the tread-off relation between gate 
pulse width and amplitude of such gate field stressed memory operation (Figure S14 & S15). 
It is observed that if we reduce the amplitude of the pulse gate voltage below 5 V at fixed 
width of 10 ms then the memory operation window gets reduce. Similarly, if we fixed the 
amplitude of pulse gate voltage at 10 V and reduce the pulse width below 5 ms then the 
memory window decreases. FG-graphene has the advantage that it can store electrons 
(negative potential) or holes (positive potential) in order to switch the ReS2 channel with a 
high memory window `OFF` or `ON`. The positive control gate bias of a 10 V pulse with a 10 
ms width has the effect of partially storing electrons at the FG-graphene, which turns the 
operation of the partial write/program state (‘0’ memory state) of the NVM device. Similarly, 
a negative gate pulse of (-10 V), which induces the partial storage of holes at FG-graphene, 
results in `ON` states with a higher ON current magnitude in the ReS2 channel transistor that 
represents the ‘1’ erase memory state. Next a positive gate pulse of (+10 V) remove the ‘1’ 
memory states and brings the device current level to an initial `OFF` state corresponding to a 
low current level, which is program state ‘0’. The NVM operation and data reliability test of 
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cyclic endurance measurements at +/- 10 V gate bias with 10 ms pulse width from another 
device is shown in Figure S9. The mechanisms of the writing, reading and erasing processes 
are illustrated in Figure S16 (Supplementary Figure). A high positive (write/program) and a 
negative gate bias (erase) with a small drain bias (even at a zero-drain bias), can be used to 
tune the band alignment to pull electrons from ReS2 and inject electrons into ReS2, 
respectively. The read operation is performed under a zero gate bias and a low drain bias. 
Thus, different gate bias strengths can lead to switching to a different current level in a 
memory device, which can be operated as a multi-level memory device using electrostatic 
pulses with a range of bias voltages. Successive gate pulses constituting arbitrary electrical 
stress were used to switch the device between a high (ON) and a low (OFF) current state by 
applying a positive 10 V (write/program) pulse and a negative 10 V (erase) pulse, respectively 
(Figure 4 c, d). Thus, the programming and erasing processes can be controlled by tuning the 
polarity of the control back-gate voltage. As a proof of concept, the two current states at a 
given gate voltage (+/- 10 V) caused by hysteresis can be used as the two logic states of a 
solid-state memory. The various device parameters and figures-of-merit (FOM) of the multi-
bit storage memory device are listed in Table 1. 
 
2.1. Opto-electrostatic Memory Operation 
The memory device has dual functionality; its memory can store both the electrostatic 
gate pulse state and incident laser pulse information. The laser illumination (532 nm, 4 
mW/cm2) can generate both positive and negative photocurrents in the NVM device 
depending on the applied gate bias for a fixed drain bias of 50 mV (Figure 5a). Zero and 
positive gate biases produce positive photocurrent (PPC) pulses, whereas a negative gate bias 
produces negative photocurrent (NPC) pulses under a successive ON/OFF cycle of laser pulse 
illumination. Laser illumination excites electrons from the valence band into the conduction 
band of ReS2, and simultaneously the application of positive gate pulses for the program/write 
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state induces electron storage in the FG-graphene. Laser irradiation under the programmed 
state of the NVM device does not allow the memory states to be switched as the charges at the 
FG-graphene induce holes in the conduction band of the ReS2 channel, which recombines 
with the photo-generated electrons and makes the channel remain in the OFF state. Therefore, 
we observe no significant difference in photocurrent (IP
ON) generation with laser irradiation 
under a pulsed positive gate bias (Figure 5b). Hence, the laser pulses do not allow us to 
program the NVM for multi-level program/write states. There was very little photocurrent, Ip, 
generation, and it decreased instantaneously after removal of the laser pulse, however the 
laser pulse was unable to switch the fully programmed state into a partially programmed state 
as shown in Figure 5b.  
Here we describe photo-excited carrier generation and carrier separation under an 
electrostatic field. A positive gate bias makes it possible to store electrons in FG-graphene, 
which does not allow the extra photo-generated electron of the ReS2 channel to tunnel through 
h-BN and the device has a PPC under laser illumination (Figure 5c). On the other hand, a 
zero gate bias has no inward or outward vertical electric field across the ReS2/h-BN/graphene 
and thus produces a positive photocurrent under laser illumination (Figure 5d). The origin of 
the NPC phenomenon observed under a negative gate pulse and laser pulses in the ReS2/h-
BN/FG-graphene vdW heterostructure can be described in terms of the charge transfer 
between the floating layer graphene and the conduction channel ReS2. Initially we assume the 
FG-graphene to be hole-doped, as seen in Figure S2 (b), and the Fermi energy (EF) shifts 
below the Dirac point at zero voltage and in a thermodynamic equilibrium condition. 
Additional positive gate voltage results in a shift of the charge neutrality point of FG-
graphene to a more negative voltage. Therefore, photogenerated electrons from ReS2 would 
not able to occupy already filled energy states in FG-graphene via FN-tunnelling (Figure 5c). 
This results in a net positive photocurrent pulse under a laser pulse. Similarly, when we 
remove the gate bias (i.e. Vg = 0 V), electrons trapped in the FG-graphene do not allow a 
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photoelectron to tunnel through h-BN. This again creates a positive photocurrent under pulse 
laser illumination (Figure 5d). The opposite scenario will be observed with a negative gate 
bias, where the gate induces higher hole doping at the FG-graphene. Initially we set the device 
in the erase state (sweep bias ranging from 40 V to -40 V) then we applied a negative 20 V 
control gate bias, which made it possible to have a small drain current. The gate bias was set 
at -20 V, which lowers the EF level in the higher hole-doped FG-graphene (Figure 5e). When 
there is higher energy laser excitation with the applied drain bias, the generated hot electrons 
in the ReS2 channel can have sufficient kinetic energy to cross over the h-BN barrier towards 
the control gate electric field. The photogenerated holes recombine with available free 
electrons in the ReS2 channel thus reducing the dark current. Therefore, the separation of 
photogenerated electrons from ReS2 to FG-graphene is not governed by the FN-tunnelling, 
which results in a sharp decrease in the dark current under laser irradiation. The electrons 
from the ReS2 will recombine with the holes trapped in the graphene and increase the 
negativity of the graphene potential. Once the laser is in the `OFF` state, the electrons stored 
at the FG-graphene move to the ReS2 via FN-tunnelling, which has a slow time response to 
retain the current state with the initial dark current value. This optical characterization further 
confirms the carrier transport mechanism and tunnelling phenomena in our NVM device. 
Optical erasure is a highly energy efficient and non-contact method designed to 
achieve multi-level access in the memory device (inset Figure 6a). Optical erasure operations 
with different laser pulse intensities allow us to modulate the logic ‘1’ operation of the 
memory device. Figure 6a shows four different accessible logic ‘1’ states (i.e. L1, L2, L3 and 
L4) that were realized by varying the laser intensity of the incident laser pulse under an 
erasing condition, where the laser pulses were programmed and synchronized with the 
electrostatic gate pulses as shown in Figure 6b. Multi-level memory operation under varying 
the laser intensity are discussed in Figure S17 & Supplementary Note 2. The optical erasure 
process used to access different erased memory states is not a simple ReS2 channel photo-
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response process, rather it includes the effect of the heterostructure. The schematic band 
diagram of the cross-sectional device (Figure 6b inset) shows a laser pulse irradiated under 
an erased condition (holes reached FG-graphene) of the NVM device, which allows different 
amounts of photogenerated electron tunnelling under different laser intensities. Those 
electrons recombine with excess holes in FG-graphene and change the current level in the 
ReS2 channel. By employing higher energy laser excitation with the applied drain bias, the 
generated hot electrons in the ReS2 channel can have sufficient kinetic energy to cross above 
the h-BN barrier towards the control gate electric field. However, we do not observe any 
current level change after using a specific laser intensity of 3 mW/cm2. Now we discuss the 
dynamic response of the erase operation of the NVM device with electrostatic and opto-
electrostatic coupling as shown in the Figure 6c and 6d, respectively.  
Previously we have seen two-level i.e. programmed and erased state memory 
operation under low gate bias pulses via electrostatic coupling. The dynamic response under 
multiple negative gate pulses at the control gate shows readout erased pulses (ON current) 
drain current (Figure 6c). Now we see that we have a two-level erased state operation with 
the help of laser irradiation along with electrostatic pulses. We describe the result obtained 
with pulsed photo illumination cycles under a pulsed gate bias (Figure 6d). Binary number 
digits are used to represent three different memory states as `00` – fully write, `11` – fully 
erase and `(11')after laser ON` – partially erase state, which are labelled in Figure 6d with two 
different drain current levels, I1 and I2, corresponding to two different erased states, 
respectively. The device is illuminated by a laser pulse (duration 1 s, 532 nm, intensity 4 
mW/cm2) under a zero-gate pulse after the programmed/write operation of the memory device, 
which results in a noticeable PPC as the photon-excited electrons in the ReS2 channel 
contribute to the total current. A negative gate bias of 20 V allows the NVM device to readout 
the drain current corresponding to the fully erase state - `11`. On turning the laser on, the 
photocurrent (Ip) increases sharply and the Ip
ON magnitude does not saturate at a fixed value; 
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instead we observed a slow decrement at a 0 V gate bias. The slow degradation in the current 
state could be due to the presence of various interfaces (e.g. Au-ReS2; ReS2/h-BN) and/or 
defect trap states (ReS2; h-BN and ReS2/h-BN), where photogenerated carrier electrons 
become trapped in defect/interface states during light exposure. This is also observed in this 
NVM device at Vg = 0 V (Figure 5a) and in other reported optoelectronic memory devices.
 
[18] There could be other factors such as defects and trap states at the ReS2, h-BN and ReS2/h-
BN interface, which maintains a decrement in the total readout drain current along with the 
Ip
ON magnitude. [19] And turning the laser off does not simply remove the photocurrent 
component completely, instead the drain current saturates at a new (smaller) magnitude Ip
OFF, 
indicating a new readout current state corresponding to a partially erased state - `11'`. The 
optical erasure process is fast at less than 10 ms (limit set in measurement instrument) as the 
current level immediately reaches a new accessible state 11' after the laser has been turned off. 
For the fully programmed/write state (`00`), a positive gate pulse (+20 V) can be used as 
discussed above in Figures 3 and 4. Here we discuss the operational mechanism of the 
ReS2/h-BN/FG-graphene optoelectronic memory. The photo-memory operation is 
investigated in this 2D heterostructure device by employing the modulation of the 
conductance of a multilevel ReS2 field-effect transistor via the simultaneous application of 
laser pulses and electrostatic gate potential pulses. The main mechanism relies on the 
manipulation of a charging effect at the FG-graphene of the NVM device by the transfer of 
photogenerated and/or electrostatic induced free carriers of the ReS2 channel through the 
insulating tunnel layer of h-BN. The offset (time: 2 s) synchronization of the laser pulse (fixed 
power and frequency) with a gate bias pulse (fixed voltage and frequency) allows the 
operation of a multi-bit memory storage device. Furthermore, synchronization of the gradual 
increase in the optical power of the laser pulses (light-controlled) with the gradual increase in 
the positive gate bias voltage (voltage-controlled) could lead to a more robust multifunctional 
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device along with the ability to realize multibit photo-signalling memory and all-optical logic 
processing devices.  
 
3. Conclusion 
In summary, our work demonstrates the non-volatile memory operation of few-layer 
ReS2/h-BN/FG-graphene-based FET devices. The memory device response can further 
expand the possibilities of multi-level application via both optical laser excitation and pulse 
gate bias. Few-layer direct gap ReS2 acted as both a channel material and a light-absorption 
layer, which allowed us to demonstrate memory operation via opto-electrostatic coupling. 
Multi-level operation can be achieved depending on the laser intensity and number of pulses 
for a fixed intensity. We demonstrated multi-level memory operation via 532-nm laser pulse 
and electrostatic gate pulse coupling. The robustness and stability of the laser-assisted 
tuneable ReS2/h-BN/FG-graphene memory show the potential for multibit information storage. 
Our results extend the possibility of multi-bit memory application via opto-electrostatic 
coupling in 2D heterostructures. 
 
4. Experimental Section 
Methods: Sample Preparation and Measurement Techniques. 
Standard dry-transfer techniques [32, 33] were used to prepare a heterostack consisting of ReS2, 
h-BN and graphene. Initially a SiO2 (285 nm)/Si substrate was used, which was treated with 
oxygen plasma (100 % O2, 300 W, 20 Pa for 5 minutes) to remove contaminants and to induce 
a chemically and structurally modified surface layer on the SiO2 with functional silanol 
groups (Si-OH). [7] Then mechanically exfoliated graphene flakes from HOPG were deposited 
on the surface of the treated SiO2 at a substrate temperature of 180 
0C.  
Next an h-BN layer and ReS2 flakes were transferred to the top of the graphene/SiO2 sample 
using the transfer procedure shown in Figure S1, whereby we fabricated a large uniform area 
of ReS2 flakes and transferred it to the top of the h-BN/graphene/SiO2/Si substrate. A SiO2 
17 
 
(90 nm)/Si substrate was spin-coated (3000 rpm, 60 s) with a water-soluble layer of 
polyacrylic acid (PAA) and then heated on a hotplate for 5 min at 110°C. The second layer of 
PMMA-A6 was spin-coated (3000 rpm, 60 s) and then heated on a hotplate at 150°C for 5 
min. Bulk ReS2 crystal (HQ Graphene supplier) was mechanically exfoliated on thermal tape 
(Nitto Denko, model NO319Y-4LSC) just before Au metal deposition. Au (100 nm thick) was 
sputtered directly onto the exfoliated ReS2/thermal tape using an electron-beam deposition 
technique. The fresh thermal tape was used to exfoliate the Au/ReS2 flakes from the Au/ReS2 
coated thermal tape. Then, Au-mediated [34] exfoliated ReS2 flakes were pasted onto the 
PMMA/PAA/SiO2/Si substrate at 100°C. The flake/PMMA was detached from the wafer in a 
water bath and then transferred to a polypropylene carbonate coated PDMS stamp holder. The 
target flake was aligned with the heterostructure of h-BN/graphene using a microscope. 
Contact was made, followed by a slow increase in the substrate temperature to 110°C for 5 
min. The substrate temperature was maintained, and the PDMS stamp was detached from the 
sample holder. After the ReS2 flakes had been transferred to the desired junction, the sample 
was then heated in a vacuum at 130°C for 30 min to enhance the heterojunction connection. 
Standard electron beam lithography (EBL, ELS-7000, F125 KV) techniques were used to 
pattern the electrodes on the fabricated heterostructure device. An electron beam sputtering 
unit was used to deposit Cr/Au (Cr: 5 nm in 0.03 nm/s deposition rate, Au: 50 nm, 0.15 nm/s 
deposition rate in a high vacuum of 10-5 Pa). 
All electrical measurements were performed in the standard three-probe measurement 
configuration. The current–voltage (I–V), current–time (I–t) and all the optoelectrical 
characteristics (photocurrent-time) of the device were measured using an Agilent 2636A and a 
semiconductor device analyser (Agilent B1500A) source-measurement unit. The gate pulses 
and I-t characteristics were recorded with a digital oscilloscope (Tektronix TBS1052B (50 
MHz, 2 ch, USB)) and a Keysight (Agilent) 33220A function generator which was 
synchronized with the source-measurement unit, was used to produce gate pulses. The devices 
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were tested in a high-vacuum chamber (5 × 10−3 Pa) in a Lakeshore probe station at room 
temperature. The optical coupling with the memory device was achieved using a pulsed-wave 
laser beam emitted from a diode laser (532 nm, diode-pumped solid-state DPSS laser), which 
was synchronized with the source-measurement unit. A power meter (Ophir Optics, PD300) 
was used to measure light intensity. The laser beam irradiated the device directly through the 
transparent glass window of the Lakeshore vacuum chamber. An atomic force microscope 
(Olympus/SHIMADZU, Nano search microscope, model OLS3500/SFT-3500, dynamic 
scanning probe) and a Raman microscope (Nanophoton, model Ramanplus, 532 nm laser, 
with ×100 - 0.9 N.A. objective lens and 1200 lines/mm grating) were used for the thickness 
measurement and sample characterisation, respectively. 
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Figure 1. (a) Optical image of fabricated heterostructures of h-BN/monolayer graphene. Inset 
shows monolayer graphene on a SiO2/Si substrate, which was used to prepare the 
heterostructure device. (b) Optical image of a fabricated multilayer ReS2/h-BN/FG-graphene 
heterostructure device with electrical contacts. (c, d) Schematic diagrams of 3D and cross-
sectional views of the designed device, respectively. 
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Figure 2. (a, b) Raman spectra of the ReS2/h-BN heterostructure and h-BN/graphene/SiO2, 
respectively. The inset in (a) shows a red circular region in the device optical image from 
where the Raman spectrum was collected and a close-up of the region corresponding to the h-
BN Raman signal. (c, d) Surface topography AFM image and line profile of the thickness 
across the green line of the h-BN and ReS2 flakes, respectively. 
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Figure 3. Electrical characteristics of a memory device: (a) Output characteristics curves: 
sweep drain current (Id) versus Vd for different control gate biases Vg. (b) Sweep Id versus Vg 
for different Vd values, which shows a large memory window. (c) Retention time 
characteristic of Id in the ON and OFF states. Each state was read at Vg = 0 V, Vd = 50 mV 
after being programmed (erased) by one pulse voltage of + 30 V (−30 V) and a width of 5 s 
on the control gate. (d) Dynamic switching behaviour of the ON and OFF states induced by 
applying alternating Vg pulses (±30 V, 1 s) with a time interval of 5 s. 
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Figure 4. Multi-level access via electrostatic coupling: (a) Sweep drain current (Id) versus 
gate bias (Vg) for different gate voltage maxima (Vg,max), which exhibits a large memory 
window. A large memory window enables us to realize multi-level operation. (b) Hysteresis 
width (i.e. memory window) versus Vg,max. The inset shows the band alignment across the 
heterostructure of Au/SiO2/graphene/h-BN/ReS2 under a positive gate bias. Successive 
program/erase operations using an arbitrary gate pulse of +/- 10 V with a pulse width of 10 
ms: (c) Id-t response of the NVM device under a drain bias condition of 0 V for 0.2 s and 0.05 
V for the next 0.3s, when using an arbitrary gate pulse of +/- 10 V with a pulse width of 10 
ms as shown in (d). 
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Figure 5. Photocurrent generation mechanism in the NVM device with FG-graphene: (a) Id-t 
response at a fixed Vd of 50 mV for different Vg values under multiple ON, OFF states of the 
laser (4 mW/cm2, 532 nm), where the laser ON state is shown by blue shading. (b) Dynamic 
response (Id-t) of the device under both gate pulses (+ 30 V) as shown by the dashed red line, 
and the incident laser pulses (4 mW/cm2, 532 nm) shown by the green line were used. (c, d, e) 
Band alignment and positive photocurrent (PPC), zero gate bias and negative photocurrent 
(NPC) mechanisms under positive, zero and negative gate bias conditions, respectively.   
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Figure 6. Multi-level memory operation via opto-electrostatic coupling: (a) Modulated logic 
state ‘1’ operation via opto-electrostatic coupling under a pulsed green laser (532 nm) and a 
pulsed gate bias as shown in (b). Insets show a schematic of the device under optical pulse 
irradiation and band alignment and the carrier separation mechanism during an optical erasing 
operation. (c) Multiple electro-static erasure and readout after an erasing operation under a 5s 
gate pulse. (d) Id-t response of the device to demonstrate multi-level drain current states, 
where both gate pulses as shown by the red dashed line and incident laser pulses (4 mW/cm2, 
532 nm) shown by the green dashed line were used.  
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ToC Figure 
 
 
 
 
2D heterostructure based non-volatile memory (NVM) with a large hysteresis window to 
achieve multibit data storage. Demonstration of dual functionality via both electrostatic gate 
pulses and incident laser pulses. Laser with low intensity communicated multibit storage 
photoelectronic memory operation at a low operation bias of 50 mV with a good retention 
time and endurance. Laser assisted fast (10 ms) optical erasure operation using a green laser 
pulses with a low laser intensity of 1- 4 mW/cm2. 
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Figure S1.  Step (1-5): Schematic illustration of the layers transfer techniques via dry transfer 
method using the optical microscope as shown in step (6). Step (1-2): align the 
polypropylenecarbonate coated PDMS stamp to pick-up h-BN flake at 400C. Step (3-4): 
transfer h-BN and ReS2 flake on top of the pre-fabricated graphene/SiO2/Si sample at 110
0C. 
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Figure S2. (a,b) The output characteristics (Id-Vd) and transfer characteristics of the graphene 
FET. Insets are a schematic and optical image of monolayer graphene FET device. (c,d) Id-Vd 
at fixed zero gate bias and Id-Vg at fixed 0.01 Vd of ReS2 and ReS2/h-BN FETs. Insets are a 
schematic and optical image of ReS2/h-BN FET device. There was no significant large 
hysteresis in the electrical characteristics of graphene/SiO2 and ReS2/h-BN FET devices so 
the charge trapping phenomena was not at the interfaces among the layers instead it happened 
in the graphene layer. 
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Figure S3. (a) Differential conductance dI/dV with bias of Au(Cr)/h-BN/graphene and 
Au(Cr)/h-BN/FG-graphene/Au(Cr) devices. Insets show a schematic and optical image of the 
device. (c) Analysis of tunneling behavior in Au(Cr)/h-BN/graphene device as shown in (a): 
(i) the measured tunneling current as a function of the applied voltage for the reverse bias 
direction, (ii) ln(I/V2) versus (1/V) plot of (i) with F-N tunneling equation fit at higher bias 
region, and (iii) energy band diagram of Au(Cr)/h-BN/graphene at negative drain voltage at 
Cr/Au terminal. (d) Flat energy band diagram of vertically integrated ReS2/h-BN/graphene 
memories, where χ, φ, and Eg represent the electron affinity, work function, and band gap, 
respectively. s1 
 
33 
 
 
Figure S4. Replot of Figure 3: Electrical characteristics of a memory device: (a) Output 
characteristics curves: sweep drain current (Id) versus Vd for different control gate biases Vg. 
(b) Sweep Id versus Vg for different Vd values on a logarithmic scale, which shows a large 
memory window. (c) Retention time characteristic of Id in the ON and OFF states on a 
logarithmic scale. Each state was read at Vg = 0 V, Vd = 50 mV after being programmed 
(erased) by one pulse voltage of + 30 V (−30 V) and a width of 5 s on the control gate. (d) 
Dynamic switching behaviour of the ON and OFF states induced by applying alternating Vg 
pulses (±30 V, 1 s) with a time interval of 5 s on a logarithmic scale. 
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Figure S5: Data reliability tests for ReS2/h-BN/graphene memory. Data retention: the storage 
currents after each programming nearly remain in the time range of ~104 s, which indicates 
the good data retention property of the memory device. 8 years’ linear extrapolation of the 
storage currents without electrical and optical pulses after programming and erasing operation. 
Nearly half the storage information can be retained after 8 years. Drain bias of 0.1 V and 
pulse gate bias of + 30 V and -30 V of 1s pulse width were used for program and erase states, 
respectively. 
 
 
 
Figure S6: The thermal stability of (a) erase states corresponding to high current level (device 
ON) and (b) program states corresponding to low current level (device OFF). Drain bias of 
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0.2 V and pulse gate bias of + 30 V and -30 V of 2s pulse width were used for program and 
erase states, respectively.  
 
 
Figure S7: The thermal stability test of the memory operation for three different temperatures 
above room temperature: (a, b) sweep drain current (Id) versus gate bias (Vg) in normal scale 
and logarithmic scale, respectively. There is almost no change in the hysteresis width with 
temperature. 
 
 
Figure S8: The thermal stability of transfer characteristics of ReS2/h-BN FET: (a) Id versus 
Vg plot of the transistor for different temperatures above the room temperature. Inset shows 
the optical image of the tested device. (b) Semilog plot of the transfer characteristics as shown 
in (a). Inset shows the schematic of the device. 
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Figure S9: Electrical characteristics of a memory device with h-BN thickness of 7 nm. (a) 
Sweep drain current (Id) versus gate bias (Vg) for different gate voltage maxima (Vg,max) on a 
logarithmic scale. (b) Hysteresis width (i.e. memory window) versus Vg,max. The insets show 
the optical image of the tested device, AFM image and line profile for the thickness 
measurement of the h-BN layer. (c) Id-t response on a logarithmic scale under a drain bias 
condition of 0.1 V and gate pulse of +/- 10 V with a pulse width of 10 ms as shown in (d). 
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Figure S10: Optical image of fabricated multilayered ReS2/h-BN/graphene heterostructure 
based NVM device. In this device, ~9 nm thick h-BN and monolayer graphene were used. (b) 
Sweep Id-Vg for different Vg,maximum represent the presence of large hysteresis width. (c, d) 
AFM image of h-BN layer and line profile across the green line in (c) determines the 
thickness. 
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Figure S11: (a) Schematic energy-band diagram of n-type ReS2 under positive electric field. 
Various traps states are labelled with the possibilities of electron capturing process at trap 
states near to conduction band. (b) Schematic representation to show various possibly of 
emission process during the negative electric field. (c) Replot of figure 3d: dynamic switching 
behavior of the ON and OFF states in logarithmic scale induced by applying alternating Vg 
pulses (±30 V, 1 s) with a time interval of 5 s. (d, e) Zoom-in Id-t characteristics shows decay 
process during capture and grow process during emission along with exponential decay and 
grow fits, respectively. 
 
Supplementary Note 1: Capturing and emission process during pulse gate voltage tuned 
memory operation  
It has been shown experimentally s2 that conventional ReS2/SiO2 FET device contains large 
amount of various localized defects states, which can act as various recombination centres 
and/or traps states under laser illumination and/or gate field stress and/or thermally activated. 
‘S’ vacancies produce donor like trap states (1010 cm-2) below CB, which can be contributing 
in the capture process. There might exist large density of deep traps (1013 cm-2) in as-prepared 
ReS2 samples and relatively less density of acceptor like trap states, which capture/emit holes 
as shown in schematic energy-band diagram Figure S11a. However, the temperature 
dependent Id-t characteristics (Figure S6) and laser intensity dependent characteristics Id-t 
(Figure S17) have confirmed that the decay and rise in Id-t (Figure S11c) depends on the 
applied electric field stress. 
Fast decay (coefficient 0.2 s, Figure S11d) and comparable slow rise (coefficient 2.1 s, 
Figure S11e) from the exponential fit suggest that the gate pulse induced trapping/detrapping 
process at various interfaces. During ON state, the capture process is quite fast and 
spontaneous, which is independent of thermally activation (Figure S6) and it could be due to 
electrons traps in the shallow defect levels present in ReS2 channel and/or defects/traps at 
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ReS2/h-BN interface. On the other side during off state, the emission process is slow, which 
could be due to the gate field stress induced leakage through trap-assisted hopping conduction 
of electrons (Figure S11b) and/or due to carriers are emitted from the traps states of ReS2, 
Figure S11a.  
 
Figure S12: Replot of Figure 4: Multi-level access via electrostatic coupling: (a) Sweep drain 
current (Id) versus gate bias (Vg) for different gate voltage maxima (Vg,max) on a logarithmic 
scale, which exhibits a large memory window. A large memory window enables us to realize 
multi-level operation. (b) Hysteresis width (i.e. memory window) versus Vg,max. The inset 
shows the band alignment across the heterostructure of Au/SiO2/graphene/h-BN/ReS2 under a 
positive gate bias. Successive program/erase operations using an arbitrary gate pulse of +/- 10 
V with a pulse width of 10 ms: (c) Id-t response of the NVM device on a logarithmic scale 
under a drain bias condition of 0 V for 0.2 s and 0.05 V for the next 0.3s, when using an 
arbitrary gate pulse of +/- 10 V with a pulse width of 10 ms as shown in (d). 
40 
 
 
Figure S13: Data reliability tests for ReS2/h-BN/graphene memory device using fixed 60 mV 
drain bias and +/- 20 V gate with 1s pulse width. Cyclic endurance measurements: time-
dependent drain current measurements for 5 cycles (a) starting first 5 cycles, (c) after 100 
cycles, (e) after 500 cycles and (g) after 1000 cycles under the pulse gates as shown in (b), (d), 
(f) and (h), respectively.    
 
Figure S14. Gate voltage dependent NVM operation at fast-time response of 10 ms: Id-t 
response of the NVM device under write and erase gate pulses of width 10 ms at fixed drain 
bias of 0.1 V for gate pulse amplitude of (a) 20 V, (c) 10 V and (e) 5 V. Corresponding gate 
pulses (Vg versus time), which were used are plot in (b), (d) and (f), respectively. High and 
low current level represent write and erase state, respectively. 
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Figure S15. Fixed gate pulse width dependent NVM operation at fixed gate bias: Id-t response 
of the NVM device under write and erase gate pulses of amplitude 20 V at fixed drain bias of 
0.1 V for gate pulse width of (a) 1000 ms, (c) 100 ms, (e) 10 ms and (g) 5 ms. Corresponding 
gate pulses (Vg versus time), which were used are plot in (b), (d), (f) and (h), respectively. 
High and low current level represent write and erase state, respectively. 
 
Figure S16. (a,b) Program/write operation and band alignment of the ReS2/h-BN/FG-
graphene heterostructure device under positive control gate bias and zero drain bias. In this 
trapping process, free electrons from ReS2 channel move to graphene. (c,d) Read operation 
and band alignment of the device under the condition of zero gate bias and low drain bias. 
(e,f) Erase operation and band alignment under negative gate bias and zero drain bias 
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conditions. In this releasing process, the trapped electrons in graphene move back to the ReS2 
channel. (g,h) Read operation after erase process.  
 
Parameters Laser-assisted Multilevel 2D Flash Memory 
Channel material ReS2 
Barrier h-BN 
Charge storage/floating 
gate Graphene 
Carrier mobility 
(cm2/Vs) 10 – 20 
On/off current ratio 103 – 104 
Memory window 38 V from ±30 V 
Operating power Vd = 50 mV 
Pulse = ± 10 V 
Endurance >1000 cycles 
Retention time > 104 s 
Sample size Lateral size < 5 µm 
 
Thickness ~ 10 nm 
Laser used for multilevel Wavelength 532 nm 
Intensity ~ 1 - 4 mW/cm2 
 
Table 1: Various parameters of the laser assist multilevel non-volatile memory device. 
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Figure S17. (a) Multi-level memory access under varying laser intensity. Id-t response under 
condition of both laser irradiation as shown by blue shaded area and gate bias as shown by the 
dotted pink line. Multi-levels corresponding to different ON current states are shown by the 
circular dotted line. (b) Figure (a) is plotted in logarithmic scale. 
 
Supplementary Note 2: Different laser intensity tuned multi-level memory operation  
Laser illumination excites the electrons from the valence band into the conduction band of 
ReS2, and simultaneously the application of negative gate pulses (under erasing conditions of 
the NVM) helps to recombine the photo-generated electrons. Thus we do not observe a 
significant difference in photocurrent (IP
ON) generation by varying laser intensity under read 
operation (Figure S17). The lower value of read-out current when the laser is OFF (Ip
OFF) 
depends on the magnitude of the incident laser intensity. The method to program the NVM 
using laser pulses for multi-level access as a photoelectric memory device is as follows. The 
photocurrent, Ip, decreases instantaneously after removing the laser pulse and the current 
reaches a stable storage current (Is). Different light intensities produce different Is, which lead 
to access different memory states in the device as shown by the dotted circle in Figure S17.  
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